MUMBAI, India, Nov. 2 -- Intellectual Property India has published a patent application (202647124037 A) filed by Tenstorrent Usa, Inc. on October 16, 2026, for Transaction And Request Buffers For Cache Miss Handling.
Inventors include Dooley, Miles Robert; Sekar, Abilash; Panwar, Deepak; Yen, Luke; and Narkhede, Apurv Ravindra.
The application for the patent was published on October 30, 2026, under issue no. 44/2026.
Abstract: Methods and systems for cache miss monitoring and fulfillment are disclosed. A disclosed method comprises receiving, from a processing unit, a cache access request, determining, based on a cache failing to fulfill the cache access request, that a cache miss has occurred, populating a request buffer based on the cache miss and the cache access request, populating a transaction buffer with a transaction entry for the request buffer based on the cache miss request and the cache access request, determining by the request buffer, that information requested in the cache access request should be retrieved from main memory, determining, by the transaction buffer if information was not retrieved, that the cache access request satisfies criteria for creating a cache miss tag, creating the cache miss tag based on the cache access request, and storing the cache miss tag in a portion of the cache.
Disclaimer: Curated by HT Syndication.